



## MOSFET :- [Metal Oxide Semiconductor Field Effect Transistor]

- \* MOSFET can be made quite small than BJT. [requiring small area on silicon IC chip]
- \* Relative simple manufacturing process.
- \* Requirement of comparatively little power.
- \* Implementations of analog and digital f's with very few or no resistors is possible with MOSFET.

Device Structure :-




(i) - When  $V_{GS}$  is zero  $\rightarrow$  When  $V_{GS} = 0$  or below the threshold voltage  $V_t$  (which is required to induce the channel b/w drain and source), No channel will induce and device won't work.

(ii)- Some positive voltage ( $V_{GS} \geq V_t$ ) is applied to gate terminal  $\rightarrow$  When  $V_{GS} \geq V_t$

is applied, the channel is formed b/w drain and source and now the current can flow from drain to source through this induced channel.

(iii)- When  $V_{DS}$ , applied to drain is very less (small)  $\rightarrow$  When  $V_{DS}$  is as small as it can be negligible with  $V_{GS}$  then the channel formed b/w drain as source is uniform since the potential difference b/w (gate and drain) and (gate and source) is approximately same. So the MOSFET will show linear relationship b/w the drain current ( $i_D$ ) and drain-source voltage ( $V_{DS}$ ). In this, characteristics b/w  $i_D$  and  $V_{DS}$  is given in the figure below. —




[When  $V_{DS}$  is small]  $i_D - V_{DS}$  characteristics

IV. Operation as  $V_{DS}$  Increased:- Let  $V_{GS}$  be held constant at a value greater than  $V_t$ .

\*  $V_{DS}$  appears as the voltage drop across the length of the channel. i.e. as we move along the channel from source to drain, the voltage increases from 0 to  $V_{DS}$ .

\* voltage b/w gate and the points along the channel decreases from  $V_{GS}$  at the source to  $V_{GS} - V_{DS}$  at the drain terminal. Depth of the channel depends upon this voltage. So now we can conclude that the channel depth is no longer uniform. channel will take the tapered form as shown in figure (below) [on the opposite page] (2)






Fig -② Effect on the channel as  $V_{DS}$  increased.


Derivation of the  $i_D - V_{DS}$  Relationship : — Assume that the voltage applied to Gate terminal ( $V_{GS}$ ) is greater than the threshold voltage ( $V_t$ ). also assume that a voltage  $V_{DS}$  is applied b/w drain & source.

For the Triode region the channel is continuous and the voltage  $V_{DS} < V_{GS} - V_t$ .

Now the Gate and channel region forms a parallel plate capacitor and the oxide layer between them is behaving like a dielectric. If the thickness of oxide layer is  $t_{ox}$  and  $\epsilon_{ox}$  is the permittivity of  $\text{SiO}_2$  then the capacitance per unit gate area is given by —

$$C_{ox} = \frac{\epsilon_{ox} A}{t_{ox}} = \frac{\epsilon_{ox}}{t_{ox}} \quad \left\{ \because A = 1 \text{ per unit gate area} \right\}$$

$$\epsilon_{ox} = 3.9 \epsilon_0 = 3.45 \times 10^{-11} \text{ F/m} \quad [\text{for } \text{SiO}_2]$$



Let us assume an infinitesimal strip of distance ' $dx$ ' of gate plate's and the thickness of oxide is  $t_{ox}$ . If the length of the device is  $W$  then its capacitance is given by -

$$C_{ox} W dx .$$

To find the charge stored in this infinitesimal strip we multiply the capacitance by the effective voltage b/w gate and channel at point  $x$ . Where effective voltage stands for the voltage responsible to induce channel b/w drain & source.

At point  $x$  this voltage is equal to  $[V_{GS} - V(x) - V_t]$ .

where  $V(x)$  is the voltage in the channel at point  $x$ .

Now the charge present in the infinitesimal portion of the channel at point  $x$  is -

$$dq = - C_{ox} W dx [V_{GS} - V(x) - V_t] \quad [\because Q = CV]$$

$[-]$  sign stands for negative charge.]

$V_{DS}$  produces an electric field along the channel in the  $-ve x$  direction. At point  $x$  this field is given by -

$$E(x) = - \nabla V(x) = - \frac{dV(x)}{dx}$$

This electric field causes the electron charge  $dq$  to drift towards the drain with a velocity  $dx/dt$ .

$$\frac{dx}{dt} = -\mu_n E(x) = \mu_n \frac{dV(x)}{dx} \quad [\mu_n = \text{Mobility of } e^-]$$

Because of the movement of charge  $dq$ , a current will flow in the channel from drain to source.

$$i = \frac{dq}{dt} = \frac{dq}{dx} \cdot \frac{dx}{dt}$$

$\frac{dq}{dx} \rightarrow$  charge per unit length ;  $\frac{dx}{dt} \rightarrow$  electron drift velocity.

$$\dot{i} = -\mu_n C_{ox} W [V_{GS} - V(x) - V_t] \frac{dV(x)}{dx} = -\dot{i}_D \text{ [drain current]}$$

$$\dot{i}_D = \mu_n C_{ox} W [V_{GS} - V(x) - V_t] \frac{dV(x)}{dx}$$

$$\int_0^L \dot{i}_D dx = \int_0^{V_{DS}} \mu_n C_{ox} W [V_{GS} - V(x) - V_t] dV(x)$$

$\left\{ \begin{array}{l} dx \text{ [channel length varies]} \\ \text{from } 0 \text{ to } L \\ V(x) \text{ [channel voltage varies]} \\ \text{from } 0 \text{ to } V_{DS} \end{array} \right\}$

$$i_D \cdot L = \mu_n C_{ox} W \left[ (V_{GS} - V_t)V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$i_D = \mu_n C_{ox} \left( \frac{W}{L} \right) \left[ (V_{GS} - V_t)V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

This is the general expression for  $i_D - V_{DS}$  characteristics.

In triode region this expression remains unchanged. and for saturation region substituting  $V_{DS} = V_{GS} - V_t$  the expression changes (modifies) in the way as —

$$i_D = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) [V_{GS} - V_t]^2$$

$\mu_n C_{ox}$  = constt. depends on the process of fabrication.

$\hookrightarrow (\frac{1}{\mu_n})$  Also called Process conductance parameter.



$\frac{W}{L}$  = Aspect Ratio =  $\frac{\text{channel width}}{\text{channel length}}$ .

MOSFET as an amplifier and as a switch :- When MOSFET is operated in the saturation region, the MOSFET acts as a voltage-controlled current source. If  $V_{DS}$  changes its also changes.

Firstly we will study the large-signal operation of MOSFET amplifier by deriving the voltage transfer characteristics of a commonly used MOSFET amplifier circuit. From these characteristics we can clearly see the regions where it can be operated as a switch and can be biased to operate as small signal amplifier.

Large Signal operations :-

(i) - Common-Source Amp or Grounded source



(ii) - Graphical construction to determine the transfer characteristics of the amplifier.


By changing the  $V_i$  or  $V_{GS}$  we can change the  $i_D$  and since we are using a resistor  $R_0$  so the o/p voltage obtained is -

$$V_o = V_{DS} = V_{DD} - i_D R_0$$

In this way the transconductance amplifier is converted into a voltage amplifier.

Now we need to plot the relationship between  $V_o$  &  $V_i$ . We can do this analytically and graphically. [Transfer characteristics]

### Graphical Derivation of T/F characteristics :-



$$V_o = V_{DS} = V_{DD} - i_D R_D$$

$$i_D = \frac{V_{DD}}{R_D} - \frac{1}{R_D} V_{DS}$$

- (i) -  $V_{DS} = V_i < V_t \rightarrow$  cut off  $\rightarrow i_D = 0 ; V_o = V_{DS} = V_{DD}$
- (ii) -  $V_i > V_t \rightarrow$  saturation (point A to B)
- (iii) -  $V_o = V_i - V_t$  ( $V_{DS} = V_{DS} - V_t$ ) [saturation limit]  
↳ Enters into triode region (point B to C)
- (iv) -  $V_i = V_{DD} \rightarrow V_o = V_{oc}$  (point C)

## Analytical Expression for Transfer characteristics :-

1- Cut-off (Segment-'X A') Region →

$$V_i < V_t$$

$$\text{So } V_o = V_{DD}$$

2- Saturation Region (Segment-'AQB') →

$$V_i \geq V_t$$

$$V_o \geq V_i - V_t$$

$$i_D = \frac{1}{2} (\mu_n C_{ox}) \left( \frac{W}{L} \right) (V_i - V_t)^2$$

$$V_o = V_{DD} - i_D R_D$$

$$V_o = V_{DD} - \frac{1}{2} R_D \mu_n C_{ox} \left( \frac{W}{L} \right) (V_i - V_t)^2$$

The voltage gain  $A_v$  at the bias point Q is

$$A_v = \left. \frac{dV_o}{dV_i} \right|_{V_i = V_{IQ}}$$

$$A_v = - \frac{R_D \mu_n C_{ox}}{2} \frac{W}{L} (V_{IQ} - V_t)$$

$$A_v = - R_D \mu_n C_{ox} \left( \frac{W}{L} \right) (V_{IQ} - V_t)$$

$$A_v \propto R_D$$

$$A_v \propto \mu_n C_{ox} \rightarrow \text{Transconductance parameter}$$

$$A_v \propto \frac{W}{L} \rightarrow \text{Transistor Aspect Ratio}$$

$$A_v \propto (V_{IQ} - V_t) \rightarrow \text{overdrive voltage at bias point Q'}$$

### 3- Triode Region (Segment-BC) →

$$V_i^o \geq V_t$$

$$V_o \leq V_i^o - V_t$$

$$i_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_i^o - V_t) V_o - \frac{1}{2} V_o^2 \right]$$

{ Triode Region Drain-current }

$$V_o = V_{DD} - i_D R_D$$

$$V_o = V_{DD} - R_D \mu_n C_{ox} \frac{W}{L} \left[ (V_i^o - V_t) V_o - \frac{1}{2} V_o^2 \right]$$

$$V_o = V_{DD} - R_D \mu_n C_{ox} \frac{W}{L} (V_i^o - V_t) V_o$$

{  $V_{DS} = V_o \rightarrow$  sufficiently small }

$$V_o = \frac{V_{DD}}{\left[ 1 + R_D \mu_n C_{ox} \frac{W}{L} (V_i^o - V_t) \right]} \quad \text{--- ①}$$

$$i_D = \mu_n C_{ox} \frac{W}{L} (V_i^o - V_t) V_o \quad \{ \text{sufficiently small } V_o \text{ or } V_{DS} \}$$

$$\frac{V_o}{i_D} = r_{DS} = \frac{1}{\mu_n C_{ox} \left( \frac{W}{L} \right) (V_i^o - V_t)}$$

Putting this value of  $r_{DS}$  in eq<sup>n</sup> ①

$$V_o = \frac{V_{DD}}{\left( 1 + \frac{R_D}{r_{DS}} \right)} \Rightarrow V_{DD} \frac{r_{DS}}{r_{DS} + R_D}$$

$$V_o = V_{DD} \frac{r_{DS}}{r_{DS} + R_D}$$

## Biasing in MOS Amplifier circuits →

- \* Establishment of an appropriate dc operating point, bias point or Quiescent point is called Biasing technique.
- \* To identify stable and predictable drain current,  $V_{DS}$  which ensures operation in saturation region for all expected i/p signals ( $V_{AS}$ ).


### 1- Biasing by fixing $V_{AS}$ →

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{AS} - V_t)^2 \quad \rightarrow \text{In Saturation Region.}$$


Whichever value of  $I_D$  is required we can find a suitable  $V_{AS}$  for it.

- $\mu_n, C_{ox}, \frac{W}{L}$  can have diff. values for diff. devices.
- MOSFET may be fabricated on diff. types of wafers.
- $V_t, \mu_n$  are temperature dependent, make  $I_D$  dependent on temperature.


### 2- Biasing by fixing $V_G$ and connecting a Resistance in Source →



Suppose  $i_D$  increases due to any possible reason.  $V_A$  is constt. so  $V_{AS}$  has to decrease which inturn causes  $i_D$  to decrease. Thus the action of  $R_S$  works to keep  $i_D$  as constt. as possible. This negative feedback of  $R_S$  gives  $R_S$  the name "degeneration resistance".



### 3- Biasing using a Drain to Gate feedback Resistor $\rightarrow$




$$R_G \approx \text{Mega ohms} \rightarrow I_G = 0 \rightarrow V_G \approx V_D$$

$$V_{GS} = V_{DS} = V_{DD} - I_D R_D$$


$$V_{DD} = V_{GS} + I_D R_D$$

$I_D \uparrow$ ;  $V_{DD} = \text{constt} \rightarrow V_{GS} \downarrow \rightarrow I_D \downarrow$

### 4- Biasing using a constt. current source $\rightarrow$



Small Signal operation and Models:- In the previous section we learned that linear amplification can be achieved by biasing the MOSFET in saturation region and by keeping the small S/I/P signal.



$$V_{GS} = V_{GS} + v_{gs} \quad [\text{Total Instantaneous Gate-source voltage}]$$

$$\dot{i}_D = \frac{1}{2} k'_n \frac{W}{L} [V_{GS} + v_{gs} - V_t]^2 \quad \{ \text{Total Instt. drain current} \}$$

$$= \frac{1}{2} k'_n \frac{W}{L} (V_{GS} - V_t)^2 + k'_n \frac{W}{L} (V_{GS} - V_t) v_{gs} + \frac{1}{2} k'_n \frac{W}{L} v_{gs}^2$$

So this current is constituted by 3 types of currents. —

1<sup>st</sup> part can be recognized as dc bias current  $I_D$ . 3<sup>rd</sup>, 2<sup>nd</sup> terms represents the current components that are proportional to the square of S/I/P voltage  $v_{gs}$  and directly proportional to S/I/P voltage  $v_{gs}$  respectively.

3<sup>rd</sup> part is undesirable because it represents nonlinear distortion.  
to reduce this

~~$$k'_n \frac{W}{L} (V_{GS} - V_t) v_{gs} \gg \frac{1}{2} k'_n \frac{W}{L} v_{gs}^2$$~~

$$v_{gs} \ll 2(V_{GS} - V_t)$$

$$v_{gs} \ll 2V_{ov}$$

$V_{ov} \rightarrow$  overdrive voltage at which transistor is operating.

If this small signal condition is satisfied we may neglect the last term and can represent the same eq<sup>n</sup> as —

$$i_D \approx I_D + \dot{i}_d$$

$$[\dot{i}_d = k'_n \frac{W}{L} (V_{GS} - V_t) v_{gs}]$$

$$i_d = k_n' \frac{W}{L} (V_{GS} - V_t) V_{DS}$$

$$g_m \equiv \frac{i_d}{v_{gs}} = k_n' \frac{W}{L} (V_{GS} - V_t)$$

$$g_m = k_n' \frac{W}{L} V_{ov} \rightarrow \text{MOSFET Transconductance}$$

which is equal to the slope of  $i_D - V_{GS}$  characteristics at Q-point.

or

$$g_m \equiv \left. \frac{\partial i_D}{\partial V_{GS}} \right|_{V_{GS} = V_{GS}}$$

Voltage-Gain →

$$v_o = V_{DD} - i_D R_D$$


$$v_o = V_{DD} - R_D (I_o + i_d)$$

$$v_o = V_D - R_D i_d$$

$$v_d = -i_d R_D = -g_m v_{gs} R_D$$

(Signal component at drain)

$$A_v = \frac{v_d}{v_{gs}} = -g_m R_D$$




$v_o \geq v_a - V_t \rightarrow$  saturation region operation.

$$v_{D \min} \geq v_a - V_t$$

$v_{gs} \ll 2(V_{GS} - V_t) \rightarrow$  To ensure linear amplification.

Small Signal Equivalent circuit models:- FET behaves like a voltage-controlled current source because it accepts a signal  $v_{gs}$  as an i/p b/w gate & source and provides a current  $g_m v_{gs}$  at the drain terminal.



A MOSFET can be replaced by the circuit shown above because its i/p resistance is infinite ideally and o/p resistance is infinite also (very high), but only for small signal operation. So we can name this circuit as small signal equivalent circuit or small signal model of MOSFET.

But take a look at the circuit, In this circuit the drain current  $i_d$  is independent of the drain voltage which is a contradiction b/w what we have studied so far.  $i_d$  depends linearly on  $v_{ds}$ , which is modelled by a finite resistance  $r_o$  b/w drain & source.


$$h_0 = \frac{|V_A|}{I_D}$$

$V_A = 1/\lambda$   $\rightarrow$  process technology parameter

$V_A \propto$  channel length 'L'

$$I_D = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_{TH})^2$$

$\rightarrow$  over drive voltage



- \* Small signal parameters  $g_m$ ,  $r_o$  depend upon DC-bias point. voltage-gain expression for small signal model/circuit is given by -

$$\frac{V_D}{V_{GS}} = A_v = -g_m (R_D \parallel r_o)$$

Transconductance :-

$$g_m = \frac{i_d}{v_{gs}} = k'_n \frac{W}{L} (V_{GS} - V_t) = k'_n \frac{W}{L} \{V_{ov}\}$$

$g_m' \propto k'_n \left(\frac{W}{L}\right)$   $\rightarrow g_m' \uparrow, W \uparrow, L \downarrow$  [Device must be short & wide.]

$g_m \propto V_{ov}$   $\rightarrow V_{ov} \uparrow$  reduces the allowable voltage swing at drain.





$$(V_{GS} - V_t)^2 = \frac{2I_D}{k'_n (W/L)}$$

$$g_m = \sqrt{2k'_n} \sqrt{W/L} \sqrt{I_D}$$

and.

$$g_m = \frac{2 I_D}{V_{GS} - V_t} = \frac{2 I_D}{V_{ov}}$$

T-Equivalent circuit model :-



since a current source has infinite resistance in b/w its both ends and the MOSFET has an infinite i/p impedance also, we can convert the previous circuit as —




Figure - 3

This circuit can be represented as —




Figure - 4

and if there exist a resistance b/w drain to source ( $r_o$ ) then this above given circuit can be converted / represented as —





Figure - 5

## Single-Stage MOS Amplifiers :-

Before going to the MOS amplifiers let us first check the various types of amplifiers exists and also their configurations.




open circuit voltage gain ( $A_{v_o}$ )

$$A_{v_o} = \frac{v_o}{v_i} \Big|_{i_o=0} \text{ (V/V)}$$

$$\left\{ \begin{array}{l} R_i = \infty \\ R_o = 0 \end{array} \right\}$$

Ideally

Fig (1) → Voltage Amplifier




short circuit current gain ( $A_{is}$ )

$$A_{is} = \frac{i_o}{i_i} \Big|_{v_o=0} \text{ (A/A)}$$

$$\left\{ \begin{array}{l} R_i = 0 \\ R_o = \infty \end{array} \right\}$$

Ideally

Fig (2) → Current Amplifier




short circuit Transconductance ( $G_m$ )

$$G_m = \frac{i_o}{v_i} \Big|_{v_o=0} \text{ (A/V)}$$

$$\left\{ \begin{array}{l} R_i = \infty \\ R_o = \infty \end{array} \right\}$$

Ideally

Fig (3) → Transconductance Amplifier



open circuit Transresistance ( $R_m$ )

$$R_m = \frac{v_o}{i_i} \Big|_{i_o=0} \text{ (V/A)}$$

$$\left\{ \begin{array}{l} R_i = 0 \\ R_o = 0 \end{array} \right\}$$

Ideally

Fig (4) → Transresistance Amplifier

3 basic configurations —

- 1- common - source amplifier
- 2- common - gate amplifier
- 3- common - drain amplifier

## Common Source Amplifier :-





Fig :- Equivalent circuit of c-s amplifier for small signal.

$C_{c1}$  &  $C_{c2}$  → Coupling capacitors → Block DC components of current.

$C_S$  → Bypass capacitor → Provide low o/p resistance

$$i_g = 0$$

$$v_i = i_i R_G$$

$$v_{sig} = i_i R_{sig} + i_i R_G \Rightarrow i_i = \frac{v_{sig}}{R_{sig} + R_G}$$

$$v_i = \frac{R_G}{R_{sig} + R_G} v_{sig}$$

$R_{in} = R_G$

$$R_G \gg R_{sig} \rightarrow v_i \approx v_{sig}$$

$$v_{gs} = v_i \approx v_{sig}$$

$$v_{out} = -g_m v_{gs} (r_o \parallel R_D \parallel R_L)$$

voltage gain  $A_v = \frac{V_{out}}{V_{gs}} = -g_m (r_o \parallel R_D \parallel R_L)$   $\rightarrow$  MOSFET's gain

If  $R_L \equiv \infty \rightarrow$  open circuit

open circuit voltage gain  $A_{vo} = -g_m (r_o \parallel R_D)$

overall voltage gain  $G_i$  is given by  $\frac{V_{out}}{V_{sig}}$

$$G_i = \frac{V_{out}}{V_{sig}} = -\frac{R_o}{R_o + R_{sig}} g_m (r_o \parallel R_D \parallel R_L)$$

$$R_{out} = r_o \parallel R_D$$

Common-Source Amplifier with a source Resistance :-





Fig:- Equivalent ckt for C-S amplifier with source Resistance

$$R_{in} = R_f = R_G$$

$$v_i^o = \frac{R_G}{R_{sig} + R_G} v_{sig}$$

$$v_{gs} = \frac{1/g_m}{\frac{1}{g_m} + R_S} v_i^o = \frac{v_i^o}{1 + g_m R_S}$$

$$i_d = i = \frac{v_i^o}{\frac{1}{g_m} + R_S} = \frac{g_m v_i^o}{1 + g_m R_S}$$

$$v_{out} = -i_d (R_D \parallel R_L) = \frac{-g_m (R_D \parallel R_L)}{(1 + g_m R_S)} v_i^o$$

voltage gain  $A_v = \frac{-g_m (R_D \parallel R_L)}{1 + g_m R_S}$

$$A_{v_o} = \frac{-g_m R_D}{1 + g_m R_S}$$

overall voltage gain ( $G_1$ )  $= \frac{-R_G}{R_G + R_{sig}} \cdot \frac{g_m (R_D \parallel R_L)}{1 + g_m R_S}$

$R_S \rightarrow$  source degeneration resistance

$(1 + g_m R_S) \rightarrow$  Amount of feedback (discuss later in feedback techniques)

$$R_{out} = R_D$$

## Common-Gate Amplifier :-





Fig :- Equivalent circuit for Common Gate amplifier.

$$R_{in} = 1/g_m$$

$$v_i^o = \frac{R_{in}}{R_{in} + R_{sig}} v_{sig} = \frac{1/g_m}{1/g_m + R_{sig}} v_{sig} = \frac{1}{1 + g_m R_{sig}} v_{sig}$$

To keep  $v_i^o \approx v_{sig}$  [To prevent signal loss]  $\frac{1}{g_m} \gg R_{sig}$ .

$$\dot{i}_i^o = \frac{v_i^o}{R_{in}} = \frac{v_i^o}{1/g_m} = g_m v_i^o$$

$$\dot{i}_d = \dot{i} = -\dot{i}_o = -g_m v_i$$

$$v_{out} = -\dot{i}_d (R_D \parallel R_L) = g_m (R_D \parallel R_L) v_i$$

$$A_v = g_m (R_D \parallel R_L)$$

$$A_{v_0} = g_m R_D$$

$$G_I = \frac{R_{in}}{R_{in} + R_{sig}} A_v = \frac{1/g_m}{1/g_m + R_{sig}} A_v$$

$$= \frac{A_v}{1 + g_m R_{sig}}$$

$$G_I = \frac{g_m (R_D \parallel R_L)}{1 + g_m R_{sig}}$$

$$R_{out} = R_D$$

$$i_i = i_{sig} \frac{R_{sig}}{R_{sig} + R_{in}} = \frac{R_{sig}}{R_{sig} + 1/g_m} i_{sig}$$

$$R_{sig} \gg 1/g_m$$

$i_i \equiv i_{sig} \rightarrow$  This make the above circuit a 'current follower' or 'unity gain current amplifier'.

## Common-Drain or Source-Follower Amplifier :-





fig - equivalent circuit for common-Drain Amplifier

$$R_{in} = R_G$$

$$v_i = \frac{R_{in}}{R_{in} + R_{sig}} v_{sig} = \frac{R_G}{R_G + R_{sig}} v_{sig}$$

$$R_G \gg R_{sig} \rightarrow v_i \approx v_{sig}.$$

$$v_{out} = v_i \frac{(R_L || r_o)}{\frac{1}{g_m} + (R_L || r_o)}$$

$$A_v = \frac{R_L || r_o}{(R_L || r_o) + \frac{1}{g_m}}$$

$$A_{v_0} = \frac{r_o}{r_o + 1/g_m}$$

$$r_o \gg 1/g_m \rightarrow A_{v_0} = 1$$

$$r_o \gg R_L \text{ (normally)}$$

$$A_v \equiv \frac{R_L}{R_L + 1/g_m}$$

Overall gain  $G$

$$G = \frac{R_A}{R_A + R_{sig}} \cdot \frac{(R_L || r_o)}{(R_L || r_o) + \frac{1}{g_m}}$$

$$R_A \gg R_{sig}$$

$$r_o \gg 1/g_m$$

$$r_o \gg R_L$$

$$G \equiv 1$$

$$R_{out} = \frac{1}{g_m} || r_o$$

$$r_o \gg 1/g_m \rightarrow R_{out} \equiv 1/g_m$$

MOSFET's Internal Capacitances :- Two types of internal capacitance in the MOSFET.

- (i) Gate capacitive effect → Gate electrode forms a parallel plate capacitor with the channel and oxide layer plays a role of dielectric here. This capacitance is denoted by  $C_{ox}$ . This capacitance has been discussed in the derivation of the  $i_D - V_{DS}$  relationship.
- (ii) source-body & drain-body depletion layer capacitances → Capacitances of reverse-bias p-n junctions formed by n<sup>+</sup>-type source and p-substrate and n<sup>+</sup>-type drain and p-substrate.

So there will be 5 capacitances in total —

$C_{gs}, C_{gd}, C_{gb}, C_{sb}, C_{db}$  (Subscripts indicates the location)

$$C_{gs} = C_{gd} = \frac{1}{2} WL C_{ox} \rightarrow \text{Triode Region}$$

$$\left. \begin{array}{l} C_{gb} = WL C_{ox} \\ C_{gs} = C_{gd} = 0 \end{array} \right\} \rightarrow \text{Cut-off Region.}$$

$$\left. \begin{array}{l} C_{gs} = \frac{2}{3} WL C_{ox} \\ C_{gd} = 0 \end{array} \right\} \rightarrow \text{Saturation Region}$$

$$C_{sb} = \frac{C_{sb_0}}{\sqrt{1 + \frac{V_{SB}}{V_0}}} \quad |$$

$$C_{db} = \frac{C_{db_0}}{\sqrt{1 + \frac{V_{DB}}{V_0}}} \quad |$$

$C_{sb_0} \rightarrow C_{sb}$  at zero body-source bias.

$V_{SB} \rightarrow$  Reverse bias voltage's magnitude b/w S-B.

$V_0 \rightarrow$  Built-in voltage

$C_{db_0} \rightarrow C_{db}$  at zero drain-body bias.

$V_{DB} \rightarrow$  Reverse bias voltage's magnitude b/w D-B.

## High frequency MOSFET model :-





Fig- High-freq. equivalent circuit model for MOSFET.

This circuit model can be used to predict the high-frequency response of MOSFET amplifiers, however it is quite complex for manual analysis.

The above model gets simplified considerably when the source & body connected together. In this case model can be represented as —



This can also be neglected for the simplicity of the manual analysis.

$C_{gd}$  → is also small but plays a vital role in determining the high frequency response of the amplifiers.

MOSFET  $\times$  unity-gain frequency ( $f_T$ )  $\rightarrow$  It is the freq. at which the short circuit current gain of the common-source configuration becomes unity.




Fig  $\rightarrow$  Equivalent ckt for determining the short ckt gain  $I_o/I_i$  of MOSFET.

$$I_o = g_m v_{gs} - s C_{gd} v_{gs}. \quad [ \because I_i = s C_{gd} (v_{gs} - 0) ]$$

If  $C_{gd}$  is small for all frequencies of interest then we can neglect this term. Now

$$I_o \approx g_m v_{gs}. \quad \text{--- (1)}$$

Now at the S/P terminal

$$I_i = s C_{gs} v_{gs} + s C_{gd} v_{gs}$$

$$I_i = s v_{gs} (C_{gd} + C_{gs})$$

$$v_{gs} = \frac{I_i}{s (C_{gs} + C_{gd})}$$

Putting this in eq<sup>n</sup> (1) we get —

$$I_o \approx g_m \frac{I_i}{s (C_{gs} + C_{gd})}$$

$$\boxed{\frac{I_o}{I_i} = \frac{g_m}{s (C_{gs} + C_{gd})}}$$

$\rightarrow$  Expression for short circuit current gain.

$$|A_{is}| = \left| \frac{I_o}{I_i} \right| = \frac{g_m}{\omega (C_{gs} + C_{gd})}$$

$$\boxed{\omega_T = \frac{g_m}{C_{gs} + C_{gd}}} \Rightarrow$$

$$\boxed{f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})}}$$

@  $\omega = \omega_T; A_{is} = 1 \rightarrow$

Frequency Response of CS-Amplifier :- Gain of the MOSFET amplifier depends upon the frequency of the input signal.

3-frequency Bands:-

$$G = A_M = \frac{V_o}{V_{sig}} = - \frac{R_G}{R_G + R_{sig}} g_m (r_0 || R_D || R_L)$$

This gain falls off at signal frequencies below and above midband, and is almost constant over a wide frequency band (midband). This is shown graphically in the figure given below.




Fig:- Freq. Response of the amplifier



- \* For the freq. lower than the  $f_L$  or in low freq. band gain falls-off because of the fact that even though  $C_{C_1}$ ,  $C_{C_2}$ ,  $C_S$  are large capacitors ( $\mu\text{F}$ -range), as the signal freq. is reduced, their impedance increase, so they no longer behave as short circuits.
- \* For the high freq. band ( $>f_H$ ) the gain falls off due to fact that  $C_{GS}$ ,  $C_{GD}$  are although very small (in  $\text{pF}$ -range), but their impedance decrease at the higher frequencies, thus they can no longer considered as open circuits.

$3\text{-dB Bandwidth} = BW \equiv f_H - f_L$

→ if  $f_L \ll f_H \rightarrow BW \approx f_H$   
(usually)

$\text{Gain BW product } GB = |A_m| BW$

## High-frequency Response :-




Current in the load resistor  $R'_L$  is given by  $(g_m V_{gs} - I_{gd})$   
so the voltage across it or  $V_o$  is approximated by -

$$V_o = -R'_L (g_m V_{gs} - I_{gd}) \equiv -g_m V_{gs} R'_L \quad \textcircled{A}$$

$$\begin{aligned} I_{gd} &= s C_{gd} (V_{gs} - V_o) \\ &= s C_{gd} [V_{gs} - (-g_m V_{gs} R'_L)] \\ &= s C_{gd} (1 + g_m R'_L) V_{gs}. \end{aligned}$$

Now, the existence of  $C_{gd}$  is only through  $I_{gd}$ . Therefore we can replace  $C_{gd}$  by an equivalent capacitance  $C_{eq}$  b/w gate & ground as long as  $C_{eq}$  draws a current equal to  $I_{gd}$ .

$$\begin{aligned} s C_{eq} V_{gs} &= s C_{gd} (1 + g_m R'_L) V_{gs} \\ \therefore C_{eq} &= C_{gd} (1 + g_m R'_L) \end{aligned}$$



By applying KVL in the S/P loop

$$\frac{R_g}{R_g + R_{sig}} v_{sig} = i (R_{sig} \parallel R_g) + \frac{i}{s(C_{gs} + C_{eq})}$$

$$v_{gs} = i / s(C_{gs} + C_{eq})$$

$$\left\{ R_{sig}' = R_{sig} \parallel R_g \right\}$$

$$i = \frac{\frac{R_g}{(R_g + R_{sig})} v_{sig}}{\left[ R_{sig}' + \frac{1}{s(C_{gs} + C_{eq})} \right]} \Rightarrow \frac{R_g}{(R_g + R_{sig})} v_{sig} \cdot \frac{s(C_{gs} + C_{eq})}{1 + s(C_{gs} + C_{eq}) R_{sig}'}$$

$$\therefore v_{gs} = \frac{R_g}{(R_g + R_{sig})} v_{sig} \times \frac{s(C_{gs} + C_{eq})}{[1 + s R_{sig}' (C_{gs} + C_{eq})]} \times \frac{1}{s(C_{gs} + C_{eq})}$$

$$v_{gs} = \frac{R_g}{(R_g + R_{sig})} v_{sig} \cdot \frac{1}{[1 + s R_{sig}' (C_{gs} + C_{eq})]} \quad \text{--- } ①$$

$$v_{gs} = \frac{R_g}{(R_g + R_{sig})} v_{sig} \cdot \frac{1}{(1 + \frac{s}{\omega_0})} \quad \text{--- } ②$$

Comparing eqn ① & ②

$$\omega_0 = 1 / (C_{gs} + C_{gd}) R_{sig}'$$

From eqn ① we get

$$V_o = - g_m R_L' v_{gs} = - g_m R_L' \frac{R_g}{(R_g + R_{sig})} \cdot \frac{1}{(1 + \frac{s}{\omega_0})} v_{sig}$$

$$\boxed{\frac{V_o}{v_{sig}} = - \frac{R_g}{(R_g + R_{sig})} \cdot (g_m R_L') \frac{1}{(1 + \frac{s}{\omega_0})} = \frac{A_M}{1 + \frac{s}{\omega_H}}} \quad \text{--- } ③$$

Where  $\omega_H = \omega_0 = \frac{1}{(C_{gs} + C_{eq}) R_{sig}} \rightarrow$  upper 3-dB frequency.

Eq (3) shows that the high-frequency response will be that of a low-pass STC (Single Time constt.) network, whose response is shown as shown in figure below-





Fig- freq. Response of Single Time constt (STC) circuit.

- \*  $R_{sig}' = R_{sig} \parallel R_a$ ;  $R_a$  is very large usually,  $R_{sig}' \approx R_{sig}$   
 $f_H \propto \frac{1}{R_{sig}'} \rightarrow R_{sig}$  large  $\rightarrow (f_H \text{ low})$
- \*  $C_{eq} = C_{gd} + C_{gd} g_m R_L' = C_{gd}(1 + g_m R_L') \rightarrow$  usually  $C_{gd}$  is small but its multiplication with  $(1 + g_m R_L')$  turns it into a significant value.
- \*  $C_{gd}$  connected b/w 2 nodes whose voltages are connected by a large negative gain ( $-g_m R_L'$ ). 'Miller Effect', causes CS-amp to have large  $C_{in} = C_{gs} + C_{gd}(1 + g_m R_L')$  and hence low  $f_H$ .
- \*  $(1 + g_m R_L')$  known as 'Miller Multiplier'.

## Low frequency Response :-



$$v_{sig} = i R_{sig} + i R_g + \frac{i}{s C_{c1}} \Rightarrow i = \frac{v_{sig}}{(R_g + R_{sig} + \frac{1}{s C_{c1}})}$$

$$v_g = i R_g = \frac{R_g}{(R_g + R_{sig} + \frac{1}{s C_{c1}})} v_{sig}$$


This can also be written as -

$$v_g = v_{sig} \frac{\frac{R_g}{(R_g + R_{sig})}}{s + \frac{1}{C_{c1}(R_g + R_{sig})}}$$

This is the response of STC network of high pass type with break or corner freq. ( $\omega_0$ )

$$\omega_0 = \frac{1}{C_{c1}(R_g + R_{sig})} = \omega_{PL}$$

Now converting the above network / circuit into a T-equivalent circuit model, for the analysis of the network, shown on the next page.



$$\dot{i}_d = \frac{v_g}{\frac{1}{g_m} + \frac{1}{sC_S}} = g_m v_g \frac{s}{s + \frac{g_m}{C_S}}$$

\*  $C_S$  introduces another freq. dependent factor which is also of high pass type. So another break freq.  $\omega_{p_2}$  which is given by

$$\omega_{p_2} = \frac{g_m}{C_S}$$

$$\dot{i}_o = -\dot{i}_d \cdot \frac{R_D}{(R_D + R_L + \frac{1}{sC_{D2}})} \rightarrow \text{current divider rule at the op circuit.}$$

$$V_{out} = \dot{i}_o R_L = -\dot{i}_d \frac{R_D R_L}{(R_D + R_L)} \cdot \frac{s}{s + \frac{1}{C_{D2}(R_D + R_L)}}$$

\* Thus  $C_{D2}$  introduces a third high pass factor which is discriminated by  $\omega_{p_3}$ .

$$\omega_{p_3} = \frac{1}{C_{D2}(R_D + R_L)}$$

overall gain is

$$\boxed{\frac{V_{out}}{V_{sig}} = - \left( \frac{R_L}{R_A + R_{sig}} \right) [g_m(R_D || R_L)] \left( \frac{s}{s + \omega_{p_1}} \right) \left( \frac{s}{s + \omega_{p_2}} \right) \left( \frac{s}{s + \omega_{p_3}} \right)}$$




Fig- freq. Response of cs-amplifier showing all three break frequencies.

for this circuit the largest 3-dB freq. among all three determined the lower 3-dB freq.  $f_L$ .

Here in this case  $f_{P_2} < f_{P_1} < f_{P_3}$

so  $f_{P_3} = f_L \rightarrow$  dominant freq.