

				Sub	ject	Coc	de: I	REC	<sup>2</sup> 702	,
Roll No:										

# B.TECH (SEM-VII) THEORY EXAMINATION 2020-21 VLSI Design

Time: 3 Hours Total Marks: 70

Note: Attempt all Sections. If require any missing data; then choose suitably.

### **SECTION A**

1.	Attempt all questions in brief.	$2 \times 7 = 14$
----	---------------------------------	-------------------

Q no	Question	Marks	CO
a.	State Moore's law in reference to VLSI design.	2	1
b.	Implement EX-OR gate using CMOS logic.	2	1
c.	Differentiate between Static power and Dynamic power.	2	2
d.	Define the term Interconnect impact in brief.	2	3
e.	Mention the advantages of dynamic logic circuits over static logic circuits?	2	4
f.	Comment on overview of power consumption in CMOS logic circuits.	2	5
g.	Define the term interconnect delay.	2	2

#### **SECTION B**

# 2. Attempt any *three* of the following:

 $7 \times 3 = 21$ 

Printed Page: 1 of 2

Q. no	Question	Marks	СО
a.	Explain the CMOS fabrication steps with neat diagram using n-	7	1.1.
	well process.		
b.	Explain RC delay model for interconnects.	7	2
c.	Implement the Boolean expression $Y=AB+(C+D)(E+F)+(G+H)$	70	4
d.	Mention the advantages of interconnect modeling. Describe the	7	3
	interconnect modeling to calculate R and C.		
e.	Discuss the various design techniques involved in low power	7	5
	CMOS VLSI circuits.		

### **SECTION C**

## 3. Attempt any *one* part of the following:

 $7 \times 1 = 7$ 

Q no.	Question	Marks	CO
a.	Draw the Y chart and explain the VLSI design process.	7	1
	Mention its advantages.		
b.	Explain symbol, different colors and lines used for drawing	7	1
	stick diagram. Draw the Stick diagram of CMOS inverter.		

### 4. Attempt any *one* part of the following:

 $7 \times 1 = 7$ 

Q no.	Question	Marks	CO
a.	Define the term Logical effort & Electrical effort. Explain	7	2
	Linear RC delay model. Mention the limitation of this model.		
b.	Explain the Elmore delay model with suitable RC networks.	7	2
	Mention its merits.		

										I	
	PA	PER	7	ID	-3	310	61	5			

Printed Page: 2 of 2 **Subject Code: REC702** 

**Roll No:** 

#### **5.** Attempt any one part of the following:

Q no.	Question	Marks	СО
a.	Define the term Energy delay product (EDP) and Power delay product (PDP). Describe different low power architectures with suitable diagrams.	7	3
b.	Explain the interconnect Engineering in detail.	7	3

#### **6.** Attempt any one part of the following:

7	X	1	=	7
---	---	---	---	---

 $7 \times 1 = 7$ 

Q no.	Question	Marks	CO
a.	What is SRAM? Explain CMOS SRAM cell design strategy.	7	4
b.	Explain the behavior of Pass transistor in dynamic CMOS logic implementation.	7	4

#### 7. Attempt any one part of the following:

Q no.	Question									СО	
a.	Explain the	e term	Con	trollabilit	ty and Obs	ervability	in deta	il.	7	5	
b.	With the	help	of	suitable	diagram,	Explain	Scan	based	7	5	
					00	2003				<b>N</b>	3
					ty and Obsediagram,					D.	
				Q?					(%)		
			~	3/							
		R		•			51				
						.05					
						<b>V</b> 3.					
					002						
				, 0	,O, V						
				25.							
			1								