$\square$

## BTECH

(SEM III) THEORY EXAMINATION 2021-22 COMPUTER ORGANIZATION AND ARCHITECTURE

Time: 3 Hours
Total Marks: 100
Note: Attempt all Sections. If you require any missing data, then choose suitably.

## SECTION A

1. Attempt all questions in brief. $2 \times 10=20$

| Qno | Questions | CO |
| :---: | :---: | :---: |
| (a) | List and briefly define the main structural components of a computer. | CO1 |
| (b) | Differentiate between horizontal and vertical microprogramming. | CO3 |
| (c) | Represent the following conditional control statements by two register transfer statements with control functions. $\operatorname{If}(\mathrm{P}=1) \text { then }(\mathrm{R} 1 \leftarrow \mathrm{R} 2) \text { else if }(\mathrm{Q}=1) \text { then }(\mathrm{R} 1 \leftarrow \mathrm{R} 3)$ | CO1 |
| (d) | Design a 4-bit combinational incremental circuit using four full adder circuits. | CO 2 |
| (e) | Differentiate between Daisy chaining and centralized parallel arbitration. | CO5 |
| (f) | What is the transfer rate of an eight-track magnetic tape whose speed is 120 inches per second and whose density is 1600 bits per inch? | CO5 |
| (g) | Register A holds the binary values 10011101.What is the register value after arithmetic shift right? Starting from the initial number 10011101, determine the register value after arithmetic shift left, and state whether there is an overflow. |  |
| (h) | What is an Associative memory? What are its advantages and disadvantages? | CO4 |
| (i) | Differentiate between static RAM and Dynamic RAM. ふ. | CO4 |
| (j) | What are the different types of instruction formats? | CO3 |

## SECTION B

2. Attempt any three of the following: $\mathbf{1 0 x 3}=\mathbf{3 0}$

| Qno | Questions | CO |
| :--- | :--- | :--- |
| (a) | A digital computer has a common bus system for 8 registers of 16 bit <br> each. The bus is constructed using multiplexers. <br> I. $\quad$ How many select input are there in each multiplexer? <br> II. <br> III. <br> What is the size of multiplexers needed? <br> How many multiplexers are there in the bus? | CO1 |
| (b) | Explain destination-initiated transfer using handshaking method. | CO5 |
| (c) | Explain 2-bit by 2-bit Array multiplier. Draw the flowchart for divide <br> operation of two numbers in signed magnitude form. | CO2 |
| (d) | A digital computer has a memory unit of 64K X 16 and a cache <br> memory of 1K words.The cache uses direct mapping with a block size <br> of four words. <br> I. <br> How many bits are there in the tag, index, block, and word <br> fields of the address format? | CO4 |
| II.How many bits are there in each word of cache, and how <br> they are divided into functions? Include a valid bit. <br> How many blocks can the cache accommodate? |  |  |
| (e) | Explain with neat diagram, the address selection for control memory. | CO3 |

## BTECH

(SEM III) THEORY EXAMINATION 2021-22 COMPUTER ORGANIZATION AND ARCHITECTURE

## SECTION C

3. Attempt any one part of the following:
$10 \times 1=10$

| Qno | Questions | CO |
| :--- | :--- | :--- |
| (a) | A binary floating-point number has seven bits for a biased exponent. <br> The constant used for the bias is 64. <br> I. $\quad$List the biased representation of all exponents from -64 to +63. <br> II. $\quad$Show that after addition of two biased exponents, it is necessary <br> to subtract 64 in order to have a biased exponent's sum. <br> III.Show that after subtraction of two biased exponents, it is <br> necessary to add 64 in order to have a biased exponent's <br> difference. <br> (b)Show the multiplication process using Booth algorithm, when the <br> following binary numbers, $(+13) \times(-15)$ are multiplied. | $\mathrm{CO2}$ |

4. Attempt any one part of the following:

| Qno | Questions | CO |
| :--- | :--- | :--- |
| (a) | Draw a diagram of a Bus system in which it uses 3 state buffers and a <br> decoder instead of the multiplexers. | CO 1 |
| (b) | Explain in detail multiple bus organization with the help of a diagram. | CO |

5. Attempt any one part of the following:

| Qno | Questions | CO |
| :--- | :--- | :--- | :--- |
| (a) | The logical address space in a computer system consists of 128 <br> segments. Each segment can have up to 32 pages of 4K words each. <br> Physical memory consists of 4K blocks of 4K words each. Formulate <br> the logical and physical address formats. | CO4 |
| (b) | How is the Virtual address mapped into physical address? What are the <br> different methods of writing into cache? | CO4 |

6. Attempt any one part of the following: $10 \times 1=10$

| Qno | Questions | CO |
| :--- | :--- | :--- |
| (a) | Explain how the computer buses can be used to communicate with <br> memory and I/O. Also draw the block diagram for CPU-IOP <br> communication. | CO5 |
| (b) | What are the different methods of asynchronous data transfer? Explain <br> in detail. | CO5 |

7. Attempt any one part of the following:

| Qno | Questions | CO |  |
| :--- | :--- | :--- | :---: |
| (a) | Write a program to evaluate arithmetic expression using stack <br> organized computer with 0-address instructions. <br> $\mathrm{X}=(\mathrm{A}-\mathrm{B}) *(((\mathrm{C}-\mathrm{D} * \mathrm{E}) / \mathrm{F}) / \mathrm{G})$ | CO |  |
| (b) | List the differences between hardwired and micro programmed control <br> in tabular format. Write the sequence of control steps for the following <br> instruction for single bus architecture. <br> $\mathrm{R} 1 \leftarrow \mathrm{R} 2 *(\mathrm{R} 3)$ | CO |  |
|  |  |  |  |

